


4 – 6 GHz 20dBm Gain block Amplifier

Features

- ◆ Frequency Range : 4 – 6GHz
- ◆ 20 dBm output P1dB
- ◆ 14 dB Power gain
- ◆ 35% PAE
- ◆ High IP3
- ◆ Input Return Loss > 11 dB
- ◆ Output Return Loss > 15 dB
- ◆ Self bias operation
- ◆ No external matching required
- ◆ DC decoupled input and output
- ◆ 0.5 μm InGaAs pHEMT Technology
- ◆ Chip dimension: 1.2 x 1.6 x 0.1 mm

Functional Diagram



Typical Applications

- ◆ RADAR
- ◆ Military & space
- ◆ LMDS, VSAT

Description

The ASL4025 is a C-band Gain block amplifier with 20dBm power output. The PA operates in 4 – 6 GHz frequency range. The PA features 14 dB of gain with input and output return losses of 11 dB and 15 dB respectively. The PA has a high IP3 of 30dBm and 35% PAE. This feature enables it to be used in the applications requiring efficiency along with linearity. The chip operates with single bias supply voltage. The die is fabricated using a reliable 0.5 μm InGaAs pHEMT technology. The Circuit grounds are provided through vias to the backside metallization.

Absolute Maximum Ratings ⁽¹⁾

Parameter	Absolute Maximum	Units
Drain bias voltage (Vd)	+10	volts
Drain current (Id)	120	mA
RF input power (RFin at Vd=9V)	23	dBm
Operating temperature	-50 to +85	°C
Storage Temperature	-65 to +150	°C

1. Operation beyond these limits may cause permanent damage to the component

Electrical Specifications ⁽¹⁾ @ T_A = 25 °C, V_d = 8V, Z_o = 50 Ω



Parameter	Typ.	Units
Frequency Range	4 – 6	GHz
Gain	14	dB
Gain Flatness	+/-0.8	dB
Output Power (P1 dB)	20	dBm
Input Return Loss	11	dB
Output Return Loss	15	dB
Saturated output power (Psat)	22	dBm
Output Third Order Intercept (IP3)	30	dBm
Power Added Efficiency (PAE)	35%	--
Supply Current	75	mA

Note:

1. Electrical specifications as measured in test fixture.



Test fixture data

$V_d = 8V$, Total Current = 75mA, $T_A = 25^\circ C$




Test fixture data

$V_d = 8V$, Total Current = 75mA, $T_A = 25^\circ C$



Bond Pad Locations




Units: millimeters

Note:

1. All RF and DC bond pads are 100 μ m x 100 μ m
2. Pad no. 1 : RF IN
3. Pad no. 2 : Drain voltage(V_d)
4. Pad no. 5 : RF Output
5. Pad no. 6 : To be Grounded

Recommended Assembly Diagram



Note:

1. Two 1 mil (0.0254mm) bond wires of minimum length should be used for RF input and output.
2. Two 1 mil (0.0254mm) bond wires of minimum length should be used from chip bond pad to 100pF capacitor.
3. Input and output 50 ohm lines are on 5 mil RT Duroid substrate
4. 0.1 μF capacitors may be additionally used as a second level of bypass for reliable operation
5. The RF input & output ports are DC decoupled on-chip.
6. Proper heat sink like Copper tungsten or copper molybdenum to be used for better reliability of chip

Die attach: For Epoxy attachment, use of a two-component conductive epoxy is recommended. An epoxy fillet should be visible around the total die periphery. If Eutectic attachment is preferred, use of fluxless AuSn (80/20) 1-2 mil thick preform solder is recommended. Use of AuGe preform should be strictly avoided.

Wire bonding: For DC pad connections use either ball or wedge bonds. For best RF performance, use of 150 - 200 μm length of wedge bonds is advised. Single Ball bonds of 250-300 μm though acceptable, may cause a deviation in RF performance.



GaAs MMIC devices are susceptible to Electrostatic discharge. Proper precautions should be observed during handling, assembly & testing

All information and Specifications are subject to change without prior notice

Aelius Semiconductors Pte. Ltd., Singapore

Phone: +65 68092093
 Fax: +65 63360650

Page 6 of 6

Email: info@aeliussemi.com
 URL: www.aeliussemi.com